


PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

LX89 SYSTEM DIAGRAM




01



PROJECT : LX89
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 1A
Date: Monday, September 28, 2009 Sheet 1 of 46		



Circuit diagram showing two decoupling capacitors, C489 and C455, connected to a common ground. C489 is labeled '*10P/50V_4' and 'EXT_NB_OSC'. C455 is labeled '*10P/50V_4' and 'CLK_48M_USB'.

```
if use clock
request pin , need
to pull Hi for
default setting
```

SLG
RTL

SLG8SP628VTR--AL8SP628000
RTM880N-796-- AL000880001

- * default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock

- Clock chip has internal serial terminations
- for differential pairs, external resistors are reserved for debug purpose.

+3V_CLKVDD

R269
8.2K_4

R248
8.2K_4

R249
8.2K_4

R264
8.2K_4

SEL_27
SEL_SATA
SEL_H766



not need to
stuff,
R185 have
pull LOW

RS780M/RX780M




PROJECT : LX89
Quanta Computer Inc.


Size Custom	Document Number Clock Generator	Rev 1A
Date: Monday, September 28, 2009	Sheet 2 of 46	




Can remove on MP



Serial VID





HDT Connector




VFIX MODE VID Override table (VDD)





SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V




PROJECT : LX89
Quanta Computer Inc.

Size Custom	Document Number S1G2 HT,CTL I/F 1/3	Rev 1A
Date: Monday, September 28, 2009		Sheet 3 of 46





PROCESSOR POWER AND GROUND



Need Check

For fix HyperTransport nets
across plane splits


+1.5VSUS 3,4,5,7,14,39,40,41,42
 +3V 2,3,5,7,10,11,12,13,14,15,16,24,25,26,27,28,29,30,31,32,33,34,35,36,42
 +0.75V_DDR_VTT 7,40





DDR3-DIMM1
 H=5.2 footprint: "ddr-c-2013289-204p"
 DGMK4000059

SO-DIMM BYPASS PLACEMENT :
 Place these Caps near So-Dimm1.
 No Vias Between the Trace of PIN to CAP.

DE-COUPLING FOR DIMM1(ONE CAP PER POWER PIN)



DE-COUPLING FOR DIMM1




Place close to DIMMs






PROJECT : LX89
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 SODIMMS: A/B CHANNEL	1A
Date: Monday, September 28, 2009	Sheet 6 of 46	




This block is for UMA only , DIS can remove all component




Swap pin for Layout

SI





RS880 Display Port Support (muxed on GFX)


DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1




RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLTP18	+1.8V
IOPLLVD18	+1.8V	VDDLTP33	NC







VDD-- S/B CORE power




Size Custom	Document Number SB820-PWR/DECOUPLING 4/4	Rev 1A
Date: Monday, September 28, 2009	Sheet 15 of 46	



OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

REQUIRED STRAPS




REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	


TYPE	GPIO199	GPIO200
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS



SB820 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT















AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5





MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Samsung	64*16-800MHZ	K4W1G1646E-HC12
0001	Hynix	64*16-800MHZ	H5701G638FR-12C
0010			Reserved
0011			Reserved
0100			Reserved
0101			Reserved
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1010			Reserved
1011			Reserved
1100			Reserved
1101			Reserved
1110			Reserved
1111			Reserved





Memory Aperture size fix 256M

GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:1]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC GENERICC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO21_BB_EN


Power Up/Down Sequence




PROJECT : LX89
Quanta Computer Inc.


Size Custom	Document Number ATI Park/Madison(GND&Str&Ther)4/5	Rev 1A
Date: Monday, September 28, 2009	Sheet 20 of 46	







18,19,21,26,27 +3V_DELAY



CHANNEL A: 256MB/512MB DDR3







$$V_{out} = 1.25(1 + R_1/R_2)$$


50281-0100n-001-10p-1
DFHD10MR044

$$V_{out} = 1.25(1 + R_1/R_2)$$

CRT PORT

+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,26,27,28,29,30,31,32,33,34,35,36,42
+5V 24,26,27,28,29,33,34,35,42
+3V_DELAY 18,19,20,21,26,27


R19 for UMA use 140 ohm
for DIS+PowerExpress use 150 ohm (AMD)



26 CRT_R CRT_R
26 CRT_G CRT_G
26 CRT_B CRT_B


Del U19,C534,C535 add U46,U47,Q35,Q36 for ME height limit

SI





ELETRÔNICA BR
www.eletronicabr.com

SI Add D31-D37 for ME height limit




HOLE




 PROJECT : LX89 Quanta Computer Inc.		
Size Custom	Document Number CRT&HOLE	Rev 1A
Date: Monday, September 28, 2009	Sheet 25	of 46

For Single-link panel


IGPU_Channel-A




DGPU_Channel-A




IGPU_Channel-B




DGPU_Channel-B




LVDS Channel Switch




Pericom



LVDS Channel Switch



Pericom




SELx	Ay
HIGH	B2
LOW	B1

SEL	FUNCTION
HIGH	DGPU
LOW	IGPU

SELx	Ay
HIGH	B2
LOW	B1


SEL	FUNCTION
HIGH	DGPU
LOW	IGPU

OPTION SIGNAL FROM NB to LVDS for UMA



follow AMD reference schematic change for reduce leakage to VDDR3 BUS


LVDS/CRT DDC Switch




U22



74CBT3257



VGA Switch




PI3V512


DIS Change Vari bright function from EC control

SEL	FUNCTION(COM)
LOW	IN_B0 to A
HIGH	IN_B1 to A


DPST Control




Back Light On control



LCDVcc control




OPTION SIGNAL FROM NB to LVDS/CRT for UMA




OPTION SIGNAL FROM NB to CRT for UMA




OPTION DPST SIGNAL FROM NB to LVDS for UMA



OPTION Back Light SIGNAL FROM NB to LVDS for UMA



OPTION LCDVCC SIGNAL FROM NB to LVDS for UMA




PROJECT : LX89
Quanta Computer Inc.



Size	Document Number	Rev
Custom	LVDS/CRT Hyper_switch	1A
Date: Monday, September 28, 2009	Sheet 26 of 46	

UMA/DISCRETE select for HDMI


From RS880M



From Park-M2




UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin





UMA AND DISCRETE HDMI I2C SELECT

Close to HDMI Connector



HDMI PORT



+5V 24,25,26,28,29,33,34,35,42
+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,28,29,30,31,32,33,34,35,36,42
+3V_DELAY 18,19,20,21,26



XTAL control pin for
12Mhz crystal or 48Mhz
clk in

+3VSUS

R512 *10K/F_4

SI

Del R512 for Internal 12MHz




AL005159B00 -->RTS5159GR

Note:

SD/MMC	MS	XD
SP1		XD_CD#
SP2	SD_WP	
SP3	SD_CD#	
SP4	SD_DAT1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DAT0	MS_D0
SP8	SD_DAT7	MS_D2
SP9	MS_IN#	XD_D2
SP10	SD_DAT6	MS_D3
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14	SD_DAT3	XD_R#
SP15	SD_DAT2	XD_WE#
SP16	SD_DAT1	XD_RE#
SP17	SD_DAT0	XD_ALE
SP18	SD_CMD	XD_CE#
SP19	SD_CMD	XD_CLE

SP7	R528	0.4	MS-D0	SD-D0	XD-D6
SP6	R524	0.4	MS-D1	SD-D3	SD-D1
SP8	R531	0.4	MS-D2	XD-D2	
SP16	R579	0.4	XD-RE#	SD-D2	
SP5	R522	0.4	MS-BS	XD-D5	
SP15	R578	0.4	SD-D3	XD-WE	
SP11	R569	0.4	SD-CLK	MS-CLK	
SP2	R511	0.4	SD_WP		
SP13	R576	0.4	XD-WP#		
SP19	R582	0.4	XD-CLE		
SP4	R510	0.4	XD-D4		
SP10	R537	0.4	MS-D3	XD-D7	
SP14	R577	0.4	XD-R#		
SP12	R570	0.4	XD-D0		
SP17	R580	0.4	XD-ALE		
SP18	R581	0.4	XD-CE#		
SD_CMD	R571	0.4	SD-CMD		




Realtek RTS5159

RTS5159 max output current for ..
XD card 250mA
SD/MMC 250mA
MS/MSPRO 250mA



CPU FAN




DFHD03MR026
footprint: "85205-03xx-3p-1"


+5V 24,25,26,27,29,33,34,35,42
+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,27,29,30,31,32,33,34,35,36,42
+3VSUS 13,33,34,35,41,42

5 IN1 CARD-READER (PUSH-PUSH)
Support SD/SD PRO/MMC/MS/MS PRO/XD Cards

DFHD36MR005

4in1-cm4s-125-36p-r-v





INT SPEAKER CONN

L SPK+ R294 0.6

L SPK- R293 0.6

R SPK+ R296 0.6

R SPK- R295 0.6

C509 *1000P/50V_4

C510 *1000P/50V_4

C506 *1000P/50V_4

C507 *1000P/50V_4

39.2K/F 4 SENSE_A

AGND

INT SPEAKER CONN

1

2


3

4

Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.


33,34,36,37,38,39,40,41,42,43 +5VPCU
2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,27,28,29,31,32,33,34,35,36,42 +3V

normal CLOSE Line out



Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.


normal CLOSE MIC




ELETRÔNICA BR
www.eletronicabr.com

Accelerometer Sensor

SGT-LIS302DLTR interrupt pin default is low / active Hi, BIOS need to programming 22h to change status from active Hi to low




EQ FOR SUBWOOFER




MODEL	UP7
R9402	60.4K/F_6
R9403	60.4K/F_6
R9407	60.4K/F_6
R9408	60.4K/F_6
C5144	0.027U/25V_6
C5146	0.027U/25V_6
C5148	0.027U/25V_6
C5153	0.027U/25V_6

5/27: NA for subwofer function



GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36

Sub-Woofer power



+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,27,28,29,30,32,33,34,35,36,42
 +5V_AVDD 29
 +VIN 24,37,38,39,40,41,42,43




PROJECT : LX89
 Quanta Computer Inc.


Size	Document Number	Rev
Custom	SUBWOOFER (EQ & AMP.)	1A
Date: Monday, September 28, 2009	Sheet 31	of 46

Size Custom	Document Number RTL8111DL/RJ45	Rev 1A
Date: Monday, September 28, 2009		Sheet 32 of 46

BLUETOOTH




RIGHT SIDE USBX2 for 17"




FOR 15" ONLY

RIGHT SIDE USBX2 for 15"





SATA HDD CONNECTOR

H=2.6 Footprint: "GS12201-1011-9F-20P-L"
DFHD20MR023




SATA CD-ROM

Change to ANT connector




SATA_2 HDD CONNECTOR FOR 17.3"

+5V: 2 A(4 Pin)
Gnd : (5 Pin)




SI
Change to ANT connector




USB Fingerprint CON


1. SYSTEM GND
2. SYSTEM GND
3. LED PWR(+5V)
4. USB PWR(+3V)
5. USB1.1+
6. USB1.1-




POWER BUTTON CONNECT



1. +3VPCU(LIDSWITCH PWR)
- 2.(+3VPCU)
3. LIDSWITCH
- 4.POWERON#
5. PWRLED#
6. GND




KEYBOARD Con.







Need check pin define




KEYBOARD PULL-UP







TOUCH PAD CONN





+3.3V +/- 5%
Continue current:5A
Peak current:6A
OCP minimum 7.5A









ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X


VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



PROJECT : LX89
Quanta Computer Inc.






	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	1.05V
M	0	1	0.95V
H	1	0	0.9V
TBD	1	1	0.9V

+VGACORE +/- 5%
Countinue current:17A
Peak current:22A
OCP minimum: 30A

+0.9V +/- 5%
Countinue current:1.5A
Peak current:2A

+1.8V +/- 5%
Countinue current:1.2A
Peak current:3A


For VDDR 1.05 control




NBS/RD2


PROJECT : LX89
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Monday, September 28, 2009		Sheet 41 of 46








TOP DC_JACK
65W/90W





PROJECT : LX6_LX7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Charger (BQ24704)	1A
Date: Monday, September 28, 2009 Sheet 43 of 46		



Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLANVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT